

Objectives:

3 abstractions of processor parallism

In the lecture:

- explain the abstract models
- relate to real processors
- explain the instruction scheduling tasks

Suggested reading:

Kastens / Übersetzerbau, Section 8.5

Questions:

• What has to be known about instruction execution in order to solve the instruction scheduling problem in the compiler?

5.1 Instruction Scheduling Data Dependence Graph

Exhibit potential **fine-grained parallelism** among operations. Sequential code is over-specified!

Data dependence graph (DDG) for a basic block:

Node: operation;

Edge a -> b: operation b uses the result of operation a

| Exar | mple | for a basic block: |
|------|------|--------------------|
| 1: | t1 | := a |
| 2: | t2 | := b |
| 3: | t3 | := t1 + t2 |
| 4: | х | := t3 |
| 5: | t4 | := C |
| 6: | t5 | := t3 + t4 |
| 7: | у | := t5 |
| 8: | t6 | := d |
| 9: | t7 | := e |
| 10: | t8 | := t6 + t7 |
| 11: | z | := t8 |
| | | |



ti are symbolic registers, store intermediate results, obey single assignment rule

Lecture Compilation Methods SS 2013 / Slide 502

Objectives:

DDG exhibits parallelism

In the lecture:

- Show where sequential code is overspecified.
- Derive reordered sequences from the ddg.
- single assignment for ti: ti contains exactly one value; ti is not reused for other values.
- Without that assumption further dependencies have to manifest the order of assignments to those registers.

Suggested reading:

Kastens / Übersetzerbau, Section 8.5, Abb. 8.5-1

Assignments:

• Write the operations of the basic block in a different order, such that the effect is not changed and the same DDG is produced.

Questions:

- Why does this example have so much freedom for rearranging operations?
- Why are further dependences necessary if registers are allocated?

© 2002 bei Prof. Dr. Uwe Kastens

C-5.2



Objectives:

A simple fundamental scheduling algorithm

In the lecture:

- Explain the algorithm using the example.
- Show variants of orders in the ready list, and their consequences.
- Explain the heuristic.

Suggested reading:

Kastens / Übersetzerbau, Section 8.5.1

Assignments:

• Write the parallel code for this example.

Questions:

• Explain the heuristic with respect to critical paths.

Variants and Restrictions for List Scheduling

- Allocate as soon as possible, ASAP (C-5.3); as late as possible, ALAP
- Operations have **unit execution time** (C-5.3); **different execution times:** selection avoids conflicts with already allocated operations
- Operations only on specific functional units (e. g. 2 int FUs, 2 float FUs)
- Resource restrictions between operations, e. g. <= 1 load or store per cycle



Scheduled DDG models **number of needed registers**:

- arc represents the use of an intermediate result
- cut width through a level gives the number of registers needed

The tighter the schedule the more registers are needed (*register pressure*).

Lecture Compilation Methods SS 2013 / Slide 504

Objectives:

A simple fundamental scheduling algorithm

In the lecture:

- Explain ASAP and ALAP.
- Explain restrictions on the selection of operations.
- Show how the register need is modeled.

Suggested reading:

Kastens / Übersetzerbau, Section 8.5.1

Assignments:

- The algorithm allocates an operation as soon as possible (ASAP). Describe a variant of the algorithm which allocates an operation as late as possible (ALAP).
- Describe a variant, that allocates operations of different execution times.

Questions:

- Compare the way register need is modeled with the approach of Belady for register allocation.
- Why need tight schedules more registers?

| I | Instruct | tion pipeline | 2 | 2 | 4 | | instruction sequence | |
|---|---|--|---|--|---|---|---------------------------------|--|
| , | with 3 st | tages: | 3 | | | | | |
| | | | 14 | 15 | no | | | |
| | | | | | | Dependent | instructions may no | |
| with | out sch | eduling: | follow one another immediately. | | | | | |
| 1: | t1 | := a | | | | | | |
| 2: | t2 | := b | Sc | hedu | ile rea | rranges the o | peration sequence, | |
| | nop | | to | minin | nize th | e number of | delavs: | |
| 3: | t3 | := t1 + t2 | | | | | , - | |
| | | | | | | | | |
| | nop | | | | | | | |
| 4: | nop x | := t3 | 1 | : | t1 | := a | | |
| 4: 5: | nop x t4 | := t3 := c | 1 | : 2: | t1 t2 | := a := b | | |
| 4: 5: | nop x t4 nop | := t3 := c | 1 | : 2: 5: | t1 t2 t4 | := a := b := c | | |
| 4: 5: 6: | nop x t4 nop t5 | := t3 := c := t3 + t4 | 1 2 5 3 | : 2: 5: 3: | t1 t2 t4 t3 | := a := b := c := t1 + t2 | with | |
| 4: 5: 6: | nop x t4 nop t5 nop | := t3 := c := t3 + t4 | 1 2 5 3 | : 2: 5: 3: 3: | t1 t2 t4 t3 t6 | := a := b := c := t1 + t2 := d | with scheduling | |
| 4: 5: 6: 7: | nop x t4 nop t5 nop y | := t3 := c := t3 + t4 := t5 | | : 2: 5: 3: 3: 9: | t1 t2 t4 t3 t6 t7 | := a := b := c := t1 + t2 := d := e | with scheduling | |
| 4: 5: 6: 7: 8: | nop x t4 nop t5 nop y t6 | := t3 := c := t3 + t4 := t5 := d | | 5: 5: 3: 9: | t1 t2 t4 t3 t6 t7 t5 | := a := b := c := t1 + t2 := d := e := t3 + t4 | with scheduling no delays | |
| 4: 5: 6: 7: 8: 9: | nop x t4 nop t5 nop y t6 t7 | := t3 := c := t3 + t4 := t5 := d := e | 1 2 5 5 8 9 6 1 | 1: 2: 3: 3: 3: 9: 5: 10: | t1 t2 t4 t3 t6 t7 t5 t8 | := a := b := c := t1 + t2 := d := e := t3 + t4 := t6 + t7 | with scheduling no delays | |
| 4: 5: 6: 7: 8: 9: | nop x t4 nop t5 nop y t6 t7 nop | := t3 := c := t3 + t4 := t5 := d := e | | 1: 2: 3: 3: 3: 3: 3: 10: 4: | t1 t2 t4 t3 t6 t7 t5 t8 x | := a := b := c := t1 + t2 := d := e := t3 + t4 := t6 + t7 := t3 | with scheduling no delays | |
| 4: 5: 6: 7: 8: 9: 10: | nop x t4 nop t5 nop y t6 t7 nop t8 | := t3 := c := t3 + t4 := t5 := d := e := t6 + t7 | 1 2 5 3 8 9 6 1 4 7 | : 2: 3: 3: 3: 3: 3: 3: 3: 10: 4: 7: | t1 t2 t4 t3 t6 t7 t5 t8 x y | := a := b := c := t1 + t2 := d := e := t3 + t4 := t6 + t7 := t3 := t5 | with scheduling no delays | |
| 4: 5: 6: 7: 8: 9: 10: | nop x t4 nop t5 nop y t6 t7 nop t8 nop | := t3 := c := t3 + t4 := t5 := d := e := t6 + t7 | 1 2 5 5 8 9 6 1 4 7 1 | 1: 2: 5: 3: 3: 3: 3: 3: 3: 3: 3: 3: 3: 4: 4: 4: 4: | t1 t2 t4 t3 t6 t7 t5 t8 x y z | := a := b := c := t1 + t2 := d := e := t3 + t4 := t6 + t7 := t3 := t5 := t8 | with scheduling no delays | |

Objectives:

Restrictions for pipelining

In the lecture:

- Requirements of pipelining processors.
- Compiler reorders to meet the requirements, inserts nops (empty operations), if necessary.
- Some processors accept too close operations, delays the second one by a hardware interlock.
- Hardware bypasses may relax the requirements

Suggested reading:

Kastens / Übersetzerbau, Section 8.5.2

Questions:

• Why are no nops needed in this example?

Instruction Scheduling Algorithm for Pipelining

Algorithm: modified list scheduling:

Select from the ready list such that the selected operation

- has a sufficient distance to all predecessors in DDG
- has many successors (heuristic)
- has a long path to the end node (heuristic)

Insert an empty operation if none is selectable.



| opr. | 1 | 2 | 5 | 8 | 9 | 3 | 6 | 4 | 10 | 7 | 11 |
|-----------------|---|---|---|---|---|---|---|---|----|----|----|
| succ # | 1 | 1 | 1 | 1 | 1 | 2 | 1 | 0 | 1 | 0 | 0 |
| to end | 3 | 3 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 0 | 0 |
| sched. cycle | 1 | 2 | 3 | 5 | 6 | 4 | 7 | 9 | 8 | 10 | 11 |

Ready list with additional information:

| cycle | | | | |
|-------|-----|----|------------|------------|
| 1 | 1: | t1 | := a | |
| 2 | 2: | t2 | := b | |
| 3 | 5: | t4 | := C | |
| 4 | 3: | t3 | := t1 + t2 | with |
| 5 | 8: | t6 | := d | scheduling |
| 6 | 9: | t7 | := e | |
| 7 | 6: | t5 | := t3 + t4 | |
| 8 | 10: | t8 | := t6 + t7 | |
| 9 | 4: | Х | := t3 | |
| 10 | 7: | У | := t5 | |
| 11 | 11: | Z | := t8 | |
| | | | | |

Lecture Compilation Methods SS 2013 / Slide 506

Objectives:

Adapted list scheduling

In the lecture:

- Explain the algorithm using the example.
- Explain the selection criteria.

Suggested reading:

Kastens / Übersetzerbau, Section 8.5.2



Objectives:

Understand anti- and output-dependences

In the lecture:

Explain anti- and output-dependences:

• Reuse of registers introduces new dependences



Objectives:

Loop carried dependences

In the lecture:

Explain loop carried dependences

- the 4 kinds,
- they occur, because a new value is stored in the same register on every iteration,
- they are relevant, because we are going to merge operations of several iterations.

Questions:

• Explain why loops with arrays can have dependences into later iterations that are not the next one. Give an example.



Objectives:

Understand the idea of loop unrolling

In the lecture:

- Compare the single body schedule to the schedule of the unrolled loop.
- Explain the consequences of loop carried dependences.

Suggested reading:

Kastens / Übersetzerbau, Section 8.5.2



Objectives:

Understand the underlying idea

In the lecture:

- Explain the underlying idea
- II is both: length of the piplined loop and time between the start of two successive iterations.

Questions:

Explain:

• The shorter the initiation interval is, the greater is the parallelism, and the compacter is the schedule.



Objectives:

Understand the technique

In the lecture:

- Explain the algorithm.
- Explain reasons for conflicts in step 4.

Questions:

Explain:

- The shorter the initiation interval is, the greater is the parallelism, and the compacter is the schedule.
- The transformed loop contains each instruction of the loop body exactly once.

| | | | | Result of | f Softwar | o Dinalini | C-5.10 |
|---|----------------|-----|----------------|-----------------|---------------|-----------------|---|
| | | | | Nesult U | JUILWAI | егіренні | iig |
| t | t _m | | ADD | MUL | MEM | CTR | 4 dedicated FUs |
| 0 | 0 | L: | | | | beq r1, r2:exit | schedule of the |
| 1 | 1 | | add r1, 1: r1 | | | | $100p \ b0dy \ 101 \ II = 2$ |
| 2 | 0 | | add r8, 4 : r8 | mul r5, r1 : r5 | | | mul and sto need 2 cycles |
| 3 | 1 | | | mul | | | add and ato in $t = 0$ |
| 4 | 0 | | | | sto r5 : m r8 | | and and sto in $i_{m}=0$, |
| 5 | 1 | | | | sto | | sto reads reperiore |
| 6 | 0 | | | | | | add writes it |
| 7 | 1 | | | | | bra L | bra not in cycle 6, |
| | | | | | | | it collides with beq: t _m =0 |
| t | t _m | | ADD | MUL | MEM | CTR | |
| 0 | 0 | | | | | beq r1;r2:exit | |
| 1 | 1 | | add r1, 1 : r1 | | | | prologue |
| 2 | 0 | | add r8, 4 : r8 | mul r5, r1 : r5 | | beq r1; r2 : ex | |
| 3 | 1 | | add r1, 1 : r1 | mul | | | a officiaria pipilina |
| 4 | 0 | L: | add r8, 4 : r8 | mul r5, r1 : r5 | sto r5 : m r8 | beq r1; r2 : ex | software pipline |
| 5 | 1 | | add r1, 1 : r1 | mul | sto | bra L | with $H = Z$ |
| 6 | 1 | ex: | | mul | sto | | |
| 7 | 0 | | | | sto r5 : m r8 | | epilogue |
| 8 | 1 | | | | sto | | |
| 9 | 0 | | | | | bra evit | |

Objectives:

A software pipeline for a VLIW processor

In the lecture:

Explain

- the properties of the VLIW processor,
- the schedule,
- the software pipline,

Assignments:

• Make a table of run-times in cycles for n = 1, 2, ... iterations, and compare the figures without and with software pipelining.



Objectives:

Overview

In the lecture:

Explain

- Application area: scientific computations
- goals: execute inner loops in parallel with efficient data access
- transformation steps



Objectives:

Understand the notion of iteration space

In the lecture:

- Explain the iteration space of the example.
- Show the order of elaboration of the iteration space.
- If the step size is greater than 1 the iteration space has gaps the polytope is not convex.

Questions:

• Draw an iteration space that has step size 3 in one dimension.



Objectives:

Relate loop nests to iteration spaces

In the lecture:

• Explain the iteration spaces of the examples



Objectives:

Understand dependences in loops

In the lecture:

Explain:

- Vector representation of dependences,
- examples,
- admissable directions graphically

Questions:

• Show different dependence vectors and array accesses in a loop body which cause dependences of given vectors.



Loop Transformation

| The iteration space of a loop nest is transformed to new coordinates . Goals: | Inear basic transformations: Skewing: add iteration count of an | | | |
|--|--|--|--|--|
| execute innermost loop(s) in parallel | outer loop to that of an inner one Reversal: flip execution order for one dimension | | | |
| improve locality of data accesses; in space: use storage of executing processor, in time: reuse values stored in cache | | | | |
| systolic computation and communication scheme | • Permutation : exchange two loops of the loop nest | | | |
| Data dependences must point forward in time , i.e. lexicographically positive and not within parallel dimensions | SRP transformations (next slides) | | | |
| non-linear transformations, e. g. | | | | |
| Scaling: stretch the iteration space in one dimension, causes gaps | scaling | | | |
| Tiling: introduce additional inner loops that cover tiles of fixed size | tiling | | | |

Lecture Compilation Methods SS 2013 / Slide 514

Objectives:

Overview

In the lecture:

- Explain the goals.
- Show admissable directions of dependences.
- Show diagrams for the transformations.



Objectives:

Visualize the transformations

In the lecture:

- Give concrete loops for the diagrams.
- Show how the dependence vectors are transformed.
- Skewing and scaling do not change the order of execution; hence, they are always applicable.

Questions:

• Give dependence vectors for each transformation, which are still valid after the transformation.



Objectives:

Understand the matrix representation

In the lecture:

- Explain the principle.
- Map concrete iteration points.
- Map dependence vectors.
- Show combinations of transformations.

Questions:

• Give more examples for skewing transformations.



Objectives:

Understand reversal transformation

In the lecture:

- Explain the effect of reversal transformation.
- Explain the notation of the transformation matrix.
- There may be no dependences in the direction of the reversed loop they would point backward after the transformation.

Questions:

• Show an example where reversal enables loop fusion.



Objectives:

Understand skewing transformation

In the lecture:

- Explain the effect of a skewing transformation.
- Skewing is always applicable.
- Skewing can enable loop permutation

Questions:

• Show an example where skewing enables loop permutation.



Objectives:

Understand loop permutation

In the lecture:

- Explain the effect of loop permutation.
- Show effect on dependence vectors.
- Permutation often yields a parallelizable innermost loop.

Questions:

• Show an example where permutation yields a parallelizable innermost loop.

C-5.18 / PPJ-56

Use of Transformation Matrices

• Transformation matrix T defines new iteration counts in terms of the old ones: T * i = i'

e. g. Reversal $\begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix} * \begin{pmatrix} i \\ j \end{pmatrix} = \begin{pmatrix} i \\ -j \end{pmatrix} = \begin{pmatrix} i' \\ j' \end{pmatrix}$

• Transformation matrix **T** transforms old **dependence vectors** into new ones: **T** * **d** = **d**²

e.g.
$$\begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix} * \begin{pmatrix} 1 \\ 1 \end{pmatrix} = \begin{pmatrix} 1 \\ -1 \end{pmatrix}$$

inverse Transformation matrix T⁻¹ defines old iteration counts in terms of new ones, for transformation of index expressions in the loop body: T⁻¹ * i['] = i

e.g.
$$\begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix} * \begin{pmatrix} i' \\ j' \end{pmatrix} = \begin{pmatrix} i' \\ -j' \end{pmatrix} = \begin{pmatrix} i \\ j \end{pmatrix}$$

• concatenation of transformations first T_1 then T_2 : $T_2 * T_1 = T$

e. g.

$$\begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix} * \begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix} = \begin{pmatrix} 0 & -1 \\ 1 & 0 \end{pmatrix}$$

Lecture Compilation Methods SS 2013 / Slide 518

Objectives:

© 2009 bei Prof. Dr. Uwe Kastens

Learn to Use the matrices

In the lecture:

- Explain the 4 uses with examples.
- Transform a loop completely.

Questions:

• Why do the dependence vectors change under a transformation, although the dependence between array elements remains unchanged?



Objectives:

Understand representation of bounds

In the lecture:

- Explain matrix notation.
- Explain graphic interpretation.
- There can be arbitrary many inequalities.

Questions:

• Give the representations of other iteration spaces.



Objectives:

Understand the transformation of bounds

In the lecture:

• Explain how the inequalities are transformed

Questions:

• Compute further transformations of bounds.

C-5.21 / PPJ-56c Example for Transformation and Parallelization of a Loop

```
for i = 0 to N
for j = 0 to M
a[i, j] = (a[i, j-1] + a[i-1, j]) / 2;
```

Parallelize the above loop.

- 1. Draw the iteration space.
- 2. Compute the dependence vectors and draw examples of them into the iteration space. Why can the inner loop not be executed in parallel?
- 3. Apply a skewing transformation and draw the iteration space.
- 4. Apply a permutation transformation and draw the iteration space. Explain why the inner loop now can be executed in parallel.
- 5. Compute the matrix of the composed transformation and use it to transform the dependence vectors.
- 6. Compute the inverse of the transformation matrix and use it to transform the index expressions.
- 7. Specify the loop bounds by inequalities and transform them by the inverse of the transformation matrix.
- 8. Write the complete loops with new loop variables ip and jp and new loop bounds.

Lecture Compilation Methods SS 2013 / Slide 521

Objectives:

© 2006 bei Prof. Dr. Uwe Kastens

Exercise the method for an example

In the lecture:

- Explain the steps of the transformation.
- Solution on C-5.22

Questions:

• Are there other transformations that lead to a parallel inner loop?



Objectives:

Solution for C-60

In the lecture:

Explain

- the bounds of the iteration spaces,
- the dependence vectors,
- the transformation matrix and its inverse,
- the conditions for being parallelizable,
- the transformation of the index expressions
- the transformation of the loop bounds.

Questions:

• Describe the transformation steps.



Objectives:

Example for parallelization

In the lecture:

- Explain skewing transformation: f = -1
- Inner loop in parallel.
- Explain the time and processor mapping.
- mod 2 folds the arbitrary large loop dimension on a fixed number of 2 processors.

Questions:

- Give the matrix of this transformation.
- Use it to compute the dependence vectors, the index expressions, and the loop bounds.

Data Mapping

Goal:

Distribute array elements over processors, such that as many **accesses as possible are local.**

Index space of an array:

n-dimensional space of integral index points (polytope)

- same properties as iteration space
- same mathematical model
- same transformations are applicable (Skewing, Reversal, Permutation, ...)
- no restrictions by data dependences

Lecture Compilation Methods SS 2013 / Slide 524

Objectives:

Reuse model of iteration spaces

In the lecture:

Explain, using examples of index spaces

Questions:

• Draw an index space for each of the 3 transformations.



Objectives:

The gain of an index transformation

In the lecture:

Explain

- local and non-local accesses,
- the index transformation,
- the gain of locality,
- unused memory because of skewing.

Questions:

• How do you compute the index transformation using a transformation matrix?